




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7 : G06F 1/20		A1	(11) International Publication Number: WO 00/13074
			(43) International Publication Date: 9 March 2000 (09.03.00)
<p>(21) International Application Number: PCT/US99/13754</p> <p>(22) International Filing Date: 17 June 1999 (17.06.99)</p> <p>(30) Priority Data: 09/144,861 1 September 1998 (01.09.98) US</p> <p>(71) Applicant: INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US).</p> <p>(72) Inventors: SONGER, Neil; 996 Capitola Way, Santa Clara, CA 95051 (US). JAIN, Satchitanand; 558 Crimsonberry Way, San Jose, CA 95129 (US). REINHARDT, Dennis; 3440 Kenneth Drive, Palo Alto, CA 94303 (US). CHO, Sung-Soo; 1521 Jasper Drive, Sunnyvale, CA 94087 (US).</p> <p>(74) Agent: TROP, Timothy; Trop, Pruner, Hu & Miles, P.C., 8554 Katy Freeway, Ste. 100, Houston, TX 77024 (US).</p>			
<p>(81) Designated States: AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TI, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).</p> <p>Published <i>With international search report.</i></p>			
<p>(54) Title: CONTROL OF MEMORY ACCESS OPERATIONS</p> <p>(57) Abstract</p> <p>Techniques (methods and devices) to control access to computer system memory are described. One technique limits memory access operations on receipt of a signal indicating, for example, a high temperature condition of a memory. The technique includes receiving a signal indicating that a temperature of the memory has exceeded a first specified value, blocking access to the memory during a first interval while the temperature continues to exceed the first specified value, and allowing access to the memory during a second interval while the temperature continues to exceed the first specified value.</p>			



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	CR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

Control of Memory Access OperationsBackground

5 The invention relates generally to controlling memory access, and more particularly to restricting memory accesses during periods of elevated operating temperature in a computer system.

10 Modern computer systems are being manufactured in smaller and smaller enclosures or, alternatively, include more and more computational hardware in an enclosure of a given size. A consequence of this trend is that thermal loading of computer system components is increasing. Because of this, thermal management techniques are becoming an important design consideration. For example, many computer systems employ active cooling devices such as fans to reduce component operating temperatures by drawing cool air through the computer system's operating environment (enclosure). Many computer systems also employ passive thermal control techniques such as the use of heat sinks on system components.

15 As computer system memory integration levels and operating speeds increase, the amount of heat energy discharged by memory devices also increases. This added heat contributes to the thermal load of all components in a computer system. Up to a point (e.g., operating speed and/or system integration), passive techniques such as providing memory devices with a heat sink have proven adequate. Past this however, active techniques 20 employing fans are typically the only alternative. Drawbacks to active cooling of memory devices include the need for fans (which themselves consume energy and generate heat) and the need to place memory devices in a position where a fan can provide cooling. These and other design considerations have limited the use and usefulness of available memory cooling techniques.

25 The present invention addresses these and other issues related to heating in a computer system. In particular, various embodiments of the invention are directed to controlling access to memory devices so as to reduce the amount of heat energy discharged by the devices. Embodiments in accordance with the invention may provide these and other benefits (described below) without using fans, or other standard active cooling techniques.

30 Summary

In one embodiment the invention provides a method to control access to computer system memory. The method includes receiving a signal indicating that a temperature of the

memory has exceeded a first specified value, blocking access to the memory during a first interval while the temperature continues to exceed the first specified value, and allowing access to the memory during a second interval while the temperature continues to exceed the first specified value.

5 Methods in accordance with embodiments of the invention may be stored in any media that is readable and executable by a programmable control device such as, for example, a microprocessor or a custom designed state machine. In another embodiment a device and computer system are provided to control access to computer system memory.

10 Brief Description of the Drawings

Figure 1 shows a computer system in accordance with one embodiment of the invention.

Figure 2 shows a flow chart of a method to restrict memory access in accordance with one embodiment of the invention.

15 Figure 3 shows a bridge circuit in accordance with one embodiment of the invention.

Figure 4 shows a conceptual state diagram for a memory controller in accordance with one embodiment of the invention.

Figure 5 shows a flow chart of another method to restrict memory access in accordance with one embodiment of the invention.

20 Figure 6 shows a flow chart of yet another method to restrict memory access in accordance with one embodiment of the invention.

Figure 7 shows a computer system in accordance with another embodiment of the invention.

25 Figure 8 shows a flow chart of a method to restrict memory access in the system of FIG. 7 in accordance with one embodiment of the invention.

Detailed Description

Techniques (methods and devices) to control memory access in response to the thermal condition of a memory system are described. The following embodiments of this 30 inventive concept are illustrative only and are not to be considered limiting in any respect.

Referring to FIG. 1, an illustrative computer system 100 in accordance with one embodiment of the invention includes host processor 102 coupled to host bus 104 which, in

turn, is coupled to primary bus 106 through host bridge circuit 108. Illustrative host processors 102 include the PENTIUM® family of processors and the 80X86 families of processors from Intel Corporation. One illustrative primary bus 106 is the peripheral component interconnect (PCI) bus.

5 In addition to coupling host bus 104 to primary bus 106, host bridge circuit 108 provides interface 110 to system random access memory (RAM) 112. System RAM 112 comprises memory module 114, and memory module 114 comprises one or more thermal sensors 116. For example, in one embodiment two thermal sensors are used -- one on each side of memory module 114. Thermal sensor 116 communicates with host bridge circuit 108 through input-output (I/O) interface 118. Host bridge circuit 108 may also provide an accelerated graphics port (AGP) interface through which, for example, a video controller and associated display unit may be coupled (not shown). An illustrative I/O interface 118 is a general purpose input-output (GPIO) interface. One illustrative thermal sensor 116 is a thermal diode.

15 Secondary bridge circuit 120 couples primary bus 106 to secondary bus 122, while also providing integrated device electronics (IDE) 124 and universal serial bus (USB) 126 interfaces. One illustrative secondary bridge circuit 120 is the 82371AB PCI-to-ISA/IDE controller made by Intel Corporation, and one illustrative secondary bus 122 is the industry standard architecture (ISA) bus. Common IDE devices include magnetic and optical disk 20 drives. Also coupled to computer system 100 through secondary bus 122 are input-output (I/O) circuit 124, keyboard controller (KYBD) 126, audio device 128, and system read only memory (ROM) 130. Input-output circuit 124 may provide an interface for infrared 132, parallel 134, floppy disk 136, and serial 138 ports.

25 Figure 2 illustrates one method in accordance with the invention to control memory access in response to the thermal behavior of memory module 114. When the temperature of memory module 114 exceeds the threshold of sensor 116, host bridge circuit 108 receives a thermal alarm via I/O interface 118 (block 200). In one embodiment, sensor 116 is an inexpensive sensor whose thermal set-point is preset/fixed. In another embodiment, sensor 116 is a standard sensor whose thermal set-point may be dynamically set under software 30 control of computer system 100 through host bridge circuit 108 and I/O interface 118. Sensor 116 may further provide hysteresis. Following reception of the thermal alarm, a memory control circuit limits access to memory module 114 for a specified time (block 202). In the

embodiment illustrated in FIG. 1, the memory control circuit is incorporated within host bridge circuit 108 and interfaces with RAM 112 via interface 110. Memory access may be limited (e.g., throttled) until thermal sensor 116 indicates memory module 114's temperature is below a specified set-point (the 'no' prong of diamond 204). When the thermal alarm has 5 cleared (the 'yes' prong of diamond 204), throttling operations cease (block 206).

Referring to FIG. 3, a functional block diagram of host bridge circuit 108 in accordance with one embodiment of the invention may include memory controller state machine 300 coupled to interface 110, flag 302 to indicate when a thermal alarm condition exists, throttle register 304 to store a value indicative of an access limit time, and access 10 control circuit 306. Access control circuit 306, in combination with flag 302 and throttle register 304, may selectively enable and disable memory controller 310 to effect memory access throttling operations.

Referring now to FIGS. 2 and 3, when thermal sensor 116 indicates a memory module thermal threshold has been exceeded (block 200), flag 302 may be set (e.g., to a '1' value) 15 directly by sensor 116 output, through control logic initiated by sensor 116 output, or by software initiated by sensor 116 output. When flag 302 is set, access control circuit 306 may disable controller 300 to restrict access to memory module 114 in accordance with a value specified by throttle register 304 (block 202). Controller 300 may be disabled by placing it into a state in which it does not generate memory control signals such as row and column 20 address strobe signals for standard dynamic RAM (DRAM) type memory, or row, column, bank, and start signals for RAMBUS® type memory. That time period during which memory controller state machine 300 is disabled by access control circuit 306 is referred to as the limit period. On completion of a limit period, access control circuit 306 may transition memory controller 300 to a normal operating mode in which it can generate memory control signals. 25 Thus, access control circuit 306 cyclically disables and enables controller 300 during an alarm condition (the 'no' prong of diamond 204). When the thermal alarm is cleared (the 'yes' prong of diamond 204), flag 302 may be cleared allowing memory controller 300 to continuously operate in a mode where memory control signals may be generated (block 206).

In one embodiment, throttle register 304 is a three-bit register whose value is 30 interpreted by access control circuit 306 in accordance with Table ZZ. As shown, when throttle register 304's value is '0 0 0,' access control circuit 306 does not restrict memory access operations. When throttle register 304's value is '0 1 0,' access control circuit 306

- 5 -

disables controller 300 for approximately 25% of the time. For example, access control circuit 306 may count 100 clock cycles (of clock signal 308 driving operation of memory controller 300) and disable controller 300 for 25 of those cycles.

5

Table ZZ. Throttle Register Interpretation Example

Throttle Register Value	Access Restriction
0 0 0	Do not limit access
0 0 1	limit access by approximately 12.5%
0 1 0	limit access by approximately 25%
0 1 1	limit access by approximately 37.5%
1 0 0	limit access by approximately 50%
1 0 1	limit access by approximately 62.5%
1 1 0	limit access by approximately 75%
1 1 1	limit access by approximately 87.5%

It will be understood that access control circuit 306 may interpret throttle register 304 input in any number of ways. For example, the throttle register's value may indicate an increment of a specified delay. In this embodiment, a value of '0' could indicate no delay, a value of 2 could indicate a delay of two time increments, and a value of 'n' could indicate a delay of n time increments. A time increment may be any specified amount of time such as, for example, 1 microsecond or 100 microseconds. It will further be understood that throttle register 304's value may be set-initialized at computer system 100 power-up (e.g., under firmware control), or at some subsequent time under hardware or software control. In yet another embodiment, throttle register 304's value may indicate how many memory access attempts (read and/or write operations) to block before allowing one, or a specified number of access operations (read or write).

Figure 4 illustrates the concept of transitioning memory controller state machine 300 between an enable or normal operating state 400 in which memory access control signals are generated, and a disable state 402 in which memory control signals are not generated. When a thermal alarm condition does not exist, or during an alarm condition but when access control circuit 306 is not disabling controller 300 (i.e., not during a limit period), memory controller 300 may be modeled as operating in enable state 400. When flag 302 is set (indicating a

thermal alarm condition) and a limit period is initiated, memory controller 300 transitions to the disable state 402 (event 404). On completion of the limit period, memory controller may transition back to the enable state (event 406). While in enable state 400, access control signals may be generated (event 408). In one embodiment, if a memory access is in progress when it is time to initiate a limit period, the memory access is aborted. In another embodiment, a memory access initiated before event 404 occurs is allowed to proceed to completion before controller 300 is transitioned to disable state 402.

Figure 5 illustrates another method to regulate the thermal behavior of memory module 114 in accordance with the invention. When the temperature of memory module 114 exceeds the threshold of sensor 116, host bridge circuit 108 receives a thermal alarm via I/O interface 118 (block 500). On alarm reception, bridge circuit 108 notifies computer system 100's operating system (OS) of the thermal alarm (block 502). For example, if the OS is an advanced power management (APM) operating system, bridge circuit 108 may generate a system management interrupt (SMI) to initiate a basic input-output system (BIOS) routine to perform the required throttling operations. (See, "Advanced Power Management (APM) BIOS Interface Specification," Rev. 1.2, 1996, copyright Intel Corporation and Microsoft Corporation.) If the OS is an advanced configuration and power interface (ACPI) operating system, bridge circuit 108 may generate a system control interrupt (SCI). (See, "Advanced Configuration and Power Interface Specification," Rev. 1.0, 1996, copyright Intel Corporation, Microsoft Corporation, and Toshiba Corporation.) In accordance with the ACPI specification, a software control method may then be executed to regulate the access behavior of memory module 114 (block 504) -- that is, the approach described above and in FIG. 2 may use ACPI specified registers and counters to implement an OS controlled memory throttling mechanism. When thermal sensor 116 indicates the thermal event has passed, bridge circuit 108 notifies the OS (block 508). The OS then ceases executing the memory module thermal regulation control method and returns to normal operations (block 510).

Figure 6 illustrates yet another method to regulate the thermal behavior of memory module 114 in accordance with the invention. The method of FIG. 6 combines the approaches of FIGS. 2 and 5 with the bridge circuit of FIG. 3. As before, when the temperature of memory module 114 exceeds the threshold of sensor 116, host bridge circuit 108 receives a thermal alarm via I/O interface 118 (block 200). On alarm reception, bridge circuit 108 may set an indication such as, for example, flag 302 (block 600), and notify the OS of the alarm

condition (block 502). Next, bridge circuit 108 may watch for the OS to respond to the thermal alert notification. If the OS fails to initiate a response within a specified period of time (the 'no' prong of diamond 602), bridge circuit 108 may itself initiate thermal throttling operations (block 202). For example, bridge circuit 108 may initiate a count-down timer 5 when it notifies the OS of the thermal event in block 502. The timer may be reset by the OS when it responds to the thermal event. Thus, if the counter reaches zero before being reset by the OS, bridge circuit 108 may itself initiate thermal throttling operations. A generally acceptable time within which the OS should respond is 1 second, and preferably within approximately 500 milliseconds. When thermal sensor 116 indicates the thermal alarm is 10 clear (block 604), throttling operations may stop (block 206). If the OS responds within the specified time period (the 'yes' prong of diamond 602), the OS manages the thermal event through, for example, ACPI control methods (if the OS is an ACPI OS) or BIOS routines (if the OS is an APM OS) (block 504). When the thermal alarm clear signal is received (block 506), bridge circuit 108 may again notify the OS (block 508).

15 Referring to FIG. 7, an illustrative computer system 700 in accordance with another embodiment of the invention may include many of the same components as computer system 100. For example, host processor 102, host bus 104, primary bus 106, secondary bus 122, system RAM 112, memory module 114, and thermal sensor 116. Computer system 700 may also include host bridge circuit 702 and secondary bridge 704. An illustrative host bridge 20 circuit 702 is the 82349TX controller, and an illustrative secondary bridge circuit is the 82371AB PCI-to-ISA/IDE controller, both manufactured by Intel Corporation.

Host bridge circuit 702 provides RAM interface 706 and bus interface 708. Secondary bridge circuit 704 provides bus interface 710 and I/O interface 712. Bus interfaces 708 and 710 provide a mechanism by which host bridge circuit 702 and secondary bridge circuit 704 25 may communicate. Bus interfaces 708 and 710 may, for example, be system management bus (SMBus) interfaces as specified by Intel Corporation ("System Management Bus Specification," Rev. 1.0, 1995) or inter-integrated circuit control (I²C) bus interfaces as specified by Phillips Semiconductors ("I²C Bus Specification," 1995). Input-output interface 712 may, for example, be a GPIO interface. Input-output interface 712 provides a mechanism 30 to receive input from thermal sensor 116.

Referring now to FIG. 8, when the temperature of memory module 114 exceeds, or drops below, the threshold of sensor 116, secondary bridge circuit 704 receives indication of

this via I/O interface 712 (block 800). Secondary bridge circuit 704 notifies host bridge circuit 702 of the thermal condition via the communication bus established by interfaces 708 and 710 (block 802). If secondary bridge circuit 704 has been initialized to notify host processor 102 of thermal events, e.g., during computer system 100 power-up operations (the 5 'yes' prong of diamond 804), secondary bridge circuit 704 notifies the OS by, for example, generating an SCI signal (block 806). If secondary bridge circuit 704 has not been initialized to notify host processor 102 of thermal events (the 'no' prong of diamond 804), secondary bridge circuit processing terminates.

Once notified of a thermal event (indicating either that memory module 116's 10 temperature has exceeded sensor 116 threshold or that it has decreased below its threshold), host bridge circuit may process the information via a method in accordance with FIG. 2 (hardware oriented approach), FIG. 5 (software oriented approach), or FIG. 6 (combination of hardware and software approaches). One benefit of computer system 700 is that some 15 currently available host bridge circuits provide bus interface 708, but do not provide I/O interface 712, while many currently available secondary bridge circuits provide both bus interface 710 and I/O interface 712. In addition, currently available host bridge circuits may include timer and register circuits (e.g., flag 302 and throttle register 304) that may be used to implement a method in accordance with the invention.

Thermal regulation in accordance with the invention may restrict access to memory 20 thereby reducing the generation of thermal energy in a computer system. It is significant that techniques in accordance with the invention may provide this capability without requiring additional volume for parts (thermal sensors 116 may be incorporated within existing memory module designs), or the consumption of significant amounts of power such as required by fans.

25 Various changes in the materials, components, circuit elements, as well as in the details of the illustrated operational methods are possible without departing from the scope of the claims. For instance, the illustrative system of FIGS. 1 and 7 may include more or fewer elements than shown. In addition, acts in accordance with FIGS. 2, 5, 6, and 8 may be performed by a programmable control device executing instructions organized into a program 30 module. A programmable control device may be a computer processor or a custom designed state machine. Custom designed state machines may be embodied in a hardware device such as a printed circuit board comprising discrete logic, integrated circuits, or specially designed

application specific integrated circuits (ASIC). Storage devices suitable for tangibly embodying program instructions include all forms of non-volatile memory including, but not limited to: semiconductor memory devices such as EPROM, EEPROM, and flash devices; magnetic disks (fixed, floppy, and removable); other magnetic media such as tape; and 5 optical media such as CD-ROM disks.

What is claimed is:

1. A method to control computer system memory access comprising:
 2. receiving a signal indicating that a temperature of a memory has exceeded a first specified value;
 4. blocking access to the memory during a first interval while the temperature continues to exceed the first specified value; and
 6. allowing access to the memory during a second interval while the temperature continues to exceed the first specified value.
1. 2. The method of claim 1, further comprising:
 2. receiving an indication the temperature of the memory is below a second specified value; and
 4. allowing unrestricted access to the memory.
1. 3. The method of claim 2, wherein the first specified value and the second specified value are the same.
1. 4. The method of claim 2, wherein the second specified value is less than the first specified value.
1. 5. The method of claim 1, wherein the first interval comprises a specified number of memory access attempts, and the second interval comprises a different number of memory access operations.
1. 6. A program storage device, readable by a programmable control device, comprising:
 3. instructions stored on the program storage device for causing the programmable control device to
 5. receive an indication that a temperature of a memory has exceeded a first specified value;


7 block access to the memory during a first interval while the indication
8 indicates the temperature continues to exceed the first specified value; and
9 allow access to the memory during a second interval while the indication
10 indicates the temperature continues to exceed the first specified value.

1 7. The program storage device of claim 11, further comprising instructions to:
2 receive an indication the temperature of the memory is below a second
3 specified value; and
4 allow unrestricted access to the memory.

1 8. The program storage device of claim 6, wherein the first interval comprises a
2 specified number of memory access attempts, and the second interval comprises a different
3 number of memory access operations.

1 9. A computer system comprising:
2 a bus;
3 a processor operatively coupled to the bus;
4 a memory operatively coupled to the bus;
5 a receiver to receive a signal indicating a temperature of the memory has
6 exceed a first specified value; and
7 a control circuit, operatively coupled to the receiver and to the memory, to
8 block access to the memory during a first interval while the temperature continues to exceed
9 the first specified value, and to allow access to the memory during a second interval while the
10 temperature continues to exceed the first specified value.

1 10. The computer system of claim 9, further comprising:
2 a reset circuit, operatively coupled to the receiver, the control circuit, and the
3 memory, to allow unrestricted access to the memory when the receiver receives a signal
4 indicating the temperature is below a specified second temperature.



2/7




FIG. 2




FIG. 4

3/7




FIG. 3

4/7




FIG. 5




FIG. 6




FIG. 7




FIG. 8

INTERNATIONAL SEARCH REPORT

International Application No
PCT/US 99/13754A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 G06F1/20

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 G06F G11C

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5 490 059 A (MAHALINGAIAH RUPAKA ET AL) 6 February 1996 (1996-02-06) column 6, line 35 - line 56; figure 3 ---	1,6,9
A	PATENT ABSTRACTS OF JAPAN vol. 014, no. 129 (P-1020), 12 March 1990 (1990-03-12) & JP 01 321513 A (MITSUBISHI ELECTRIC CORP), 27 December 1989 (1989-12-27) abstract -----	1,6,9

 Further documents are listed in the continuation of box C. Patent family members are listed in annex.

* Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

Date of mailing of the international search report

7 October 1999

21/10/1999

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Ciarelli, N

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 99/13754

Patent document cited in search report	Publication date	Patent family member(s)		Publication date
US 5490059 A	06-02-1996	EP 0699992 A	06-03-1996	JP 8179846 A 12-07-1996
JP 01321513 A	27-12-1989	NONE		